收藏本站

ADuC7060
I 2 C
The ADuC7060 incorporates an I 2 C peripheral that can be
configured as a fully I 2 C-compatible I 2 C bus master device or
as a fully I 2 C bus-compatible slave device. The two pins used for
data transfer, SDA and SCL, are configured in a wire-AND’ed
format that allows arbitration in a multimaster system. These
pins require external pull-up resistors. Typical pull-up values
are between 4.7 kΩ and 10 kΩ.
Users program the I 2 C bus peripheral (addressed in the I 2 C bus
system). This ID can be modified any time a transfer is not in
progress. The user can configure the interface to respond to
four slave addresses.
The transfer sequence of an I 2 C system consists of a master
device initiating a transfer by generating a start condition while
the bus is idle. The master transmits the slave device address
and the direction of the data transfer (read or write) during the
initial address transfer. If the master does not lose arbitration
?
?
?
?
?
?
?
In master and slave mode, the part recognizes both 7-bit
and 10-bit bus addresses.
In I 2 C master mode, the ADuC7060 supports continuous
reads from a single slave up to 512 bytes in a single transfer
sequence.
Clock stretching is supported in both master and slave
modes.
In slave mode, the ADuC7060 can be programmed to
return a no acknowledge (NACK). This allows the
validiation of checksum bytes at the end of I 2 C transfers.
Bus arbitration in master mode is supported.
Internal and external loopback modes are supported for
I 2 C hardware testing.
The transmit and receive circuits in both master and slave
mode contain 2-byte FIFOs. Status bits are available to the
user to control these FIFOs.
and the slave acknowledges, the data transfer is initiated. This
continues until the master issues a stop condition and the bus
becomes idle.
The I 2 C peripheral can be configured only as a master or slave
at any given time. The same I 2 C channel cannot simultaneously
support master and slave modes.
The I 2 C interface on the ADuC7060 includes the following
features:
Configuring External Pins for I 2 C Functionality
The I 2 C function of the P0.1/SCLK/SCL and P0.3/MOSI/SDA
pins of the ADuC7060 device are P0.1 and P0.3. The function of
P0.1 is the I 2 C clock signal and the function of P0.3 is the I 2 C
data signal. To configure P0.1 and P0.3 for I 2 C mode, Bit 1 and
Bit 3 of the GP0CON0 register must be set to 1. Bit 1 of the
GP0CON1 register must also be set to 1 to enable I 2 C mode.
Note that, to write to GP0CON1, the GP0KEY1 register must
?
Support for repeated start conditions. In master mode, the
ADuC7060 can be programmed to generate a repeated
start. In slave mode, the ADuC7060 recognizes repeated
start conditions.
be set to 0x7 immediately before writing to GP0CON1. Also,
the GP0KEY2 register must be set to 0x13 immediately after
writing to GP0CON1. The following code example shows this
in detail:
GP0CON0 = BIT4 + BIT12;
GP0KEY1 = 0x7;
GP0CON1 = BIT1;
GP0KEY2 = 0x13;
// Select SPI/I 2 C alternative function for P0.1 and P0.3
// Write to GP0KEY1
// Select I 2 C functionality for P0.1 and P0.3
// Write to GP0KEY2
Rev. 0 | Page 81 of 100
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EVAL-ADUC845QSPZ KIT DEV QUICK START ADUC845
EVAL-ADUM3070EBZ BOARD EVAL FOR ADUM3070
EVAL-SDP-CB1Z BOARD EVALUATION FOR SDP-CB1
EVB51JM128 BOARD EVAL FOR MCF51JM128 MCU
EVBQE128 BOARD EVAL FLEXIS QE128 FAMILY
F2068 PNL FIBERGLASS 18.44X14.44" WHT
FAN3100CMPX IC GATE DRVR SGL CMOS 2A 6MLP
FAN3111CSX IC GATE DVR 1CH 1A LOW SOT23-5
相关代理商/技术参数
EVAL-ADUC7060QSPZU1 制造商:Analog Devices 功能描述:
EVALADUC7060QSPZU2 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits)
EVAL-ADUC7061MKZ 功能描述:开发板和工具包 - ARM Quick Start Development System RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
EVAL-ADUC7061MKZ 制造商:Analog Devices 功能描述:ADUC7061MKZ EvaluationBoard
EVAL-ADUC7061MKZU2 制造商:Analog Devices 功能描述:PN may be NE CE 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Boxed Product (Development Kits)
EVAL-ADUC7121QSPZ 功能描述:BOARD EVALUATION FOR ADUC7121 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVALADUC7121QSPZU1 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits)
EVAL-ADUC7122QSPZ 功能描述:BOARD EVALUATION FOR ADUC7122 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)